Skip to Main content Skip to Navigation
Journal articles

Parasitic loop inductances reduction in the PCB layout in GaN-based power converters using S-parameters and EM simulations

Abstract : Due to the high switching speed of Gallium Nitride (GaN) transistors, parasitic inductances have significant impacts on power losses and electromagnetic interferences (EMI) in GaN-based power converters. Thus, the proper design of high-frequency converters in a simulation tool requires accurate electromagnetic (EM) modeling of the commutation loops. This work proposes an EM modeling of the parasitic inductance of a GaN-based commutation cell on a printed circuit board (PCB) using Advanced Design System (ADS®) software. Two different PCB designs of the commutation loop, lateral (single-sided) and vertical (double-sided) are characterized in terms of parasitic inductance contribution. An experimental approach based on S-parameters, the Cold FET technique and a specific calibration procedure is developed to obtain reference values for comparison with the proposed models. First, lateral and vertical PCB loop inductances are extracted. Then, the whole commutation loop inductances including the packaging of the GaN transistors are determined by developing an EM model of the device’s internal parasitic. The switching waveforms of the GaN transistors in a 1 MHz DC/DC converter are given for the different commutation loop designs. Finally, a discussion is proposed on the presented results and the development of advanced tools for high-frequency GaN-based power electronics design.
Document type :
Journal articles
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-03168976
Contributor : Collection Iemn <>
Submitted on : Monday, March 15, 2021 - 9:07:33 AM
Last modification on : Friday, April 16, 2021 - 4:56:59 PM
Long-term archiving on: : Wednesday, June 16, 2021 - 6:17:52 PM

File

LPACE_energies-14-01495_VF.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Loris Pace, Nadir Idir, Thierry Duquesne, Jean-Claude de Jaeger. Parasitic loop inductances reduction in the PCB layout in GaN-based power converters using S-parameters and EM simulations. Energies, MDPI, 2021, 14 (5), pp.1495. ⟨10.3390/en14051495⟩. ⟨hal-03168976⟩

Share

Metrics

Record views

78

Files downloads

55