Cross Logic : A New Approach for Defect-Tolerant Circuits

Abstract :

As technology scales down to the nanometer era, manufacturing defects are rapidly becoming a major concern in the design of electronic circuits. In this work, we present a defect-tolerant logic family constructed with CMOS cells. The basic idea of this approach is the construction of logic gates in which the outputs and their complementaries correct each other. We demonstrate, through circuit simulation using CMOS cells from a 65nm industrial process, that the proposed logic turns out to be a good compromise to construct robust circuits under the constraint of limited area overhead.

Type de document :
Communication dans un congrès
IEEE International Conference on IC Design and Technology (ICICDT), May 2014, Austin, États-Unis. pp.1-4, 2014
Liste complète des métadonnées

https://hal-imt.archives-ouvertes.fr/hal-01062064
Contributeur : Admin Télécom Paristech <>
Soumis le : mardi 9 septembre 2014 - 10:39:54
Dernière modification le : jeudi 11 janvier 2018 - 06:23:39

Identifiants

  • HAL Id : hal-01062064, version 1

Citation

Mariem Slimani, Arwa Ben Dhia, Lirida A. B. Naviner. Cross Logic : A New Approach for Defect-Tolerant Circuits. IEEE International Conference on IC Design and Technology (ICICDT), May 2014, Austin, États-Unis. pp.1-4, 2014. 〈hal-01062064〉

Partager

Métriques

Consultations de la notice

168