Cross Logic : A New Approach for Defect-Tolerant Circuits - IMT - Institut Mines-Télécom Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Cross Logic : A New Approach for Defect-Tolerant Circuits

Résumé

As technology scales down to the nanometer era, manufacturing defects are rapidly becoming a major concern in the design of electronic circuits. In this work, we present a defect-tolerant logic family constructed with CMOS cells. The basic idea of this approach is the construction of logic gates in which the outputs and their complementaries correct each other. We demonstrate, through circuit simulation using CMOS cells from a 65nm industrial process, that the proposed logic turns out to be a good compromise to construct robust circuits under the constraint of limited area overhead.
Fichier non déposé

Dates et versions

hal-01062064 , version 1 (09-09-2014)

Identifiants

  • HAL Id : hal-01062064 , version 1

Citer

Mariem Slimani, Arwa Ben Dhia, Lirida Naviner. Cross Logic : A New Approach for Defect-Tolerant Circuits. IEEE International Conference on IC Design and Technology (ICICDT), May 2014, Austin, United States. pp.1-4. ⟨hal-01062064⟩
157 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More