Architecture Models Refinement for Fine Grain Timing Analysis of Embedded Systems

Etienne Borde 1, 2 Laurent Pautet 1, 2 Fabien Cadoret 1, 2 Smail Rahmoun 1, 2 Frank Singhoff
1 ACES - Autonomic and Critical Embedded Systems
LTCI - Laboratoire Traitement et Communication de l'Information
2 INFRES - Département Informatique et Réseaux
Document type :
Conference papers
Complete list of metadatas
https://hal-imt.archives-ouvertes.fr/hal-01115723
Contributor : Admin Télécom Paristech <>
Submitted on : Wednesday, February 11, 2015 - 4:32:24 PM
Last modification on : Friday, October 18, 2019 - 1:50:02 PM

Identifiers

  • HAL Id : hal-01115723, version 1

Collections

INSTITUT-TELECOM | TDS-MACS | PARISTECH | LTCI | INFRES | ACES

Citation

Etienne Borde, Laurent Pautet, Fabien Cadoret, Smail Rahmoun, Frank Singhoff. Architecture Models Refinement for Fine Grain Timing Analysis of Embedded Systems. International Symposium on Rapid System Prototyping, Oct 2014, New Delhi, India. pp.44-50. ⟨hal-01115723⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

226

Contact

Informations

CCSD