Architecture Models Refinement for Fine Grain Timing Analysis of Embedded Systems

Etienne Borde 1 Laurent Pautet 1 Fabien Cadoret 1 Smail Rahmoun 1 Frank Singhoff 2
1 LTCI - Laboratoire Traitement et Communication de l'Information
2 UBO - Université de Brest
Abstract : ---
Document type :
Conference papers
Complete list of metadatas
https://hal-imt.archives-ouvertes.fr/hal-01115723
Contributor : Admin Télécom Paristech <>
Submitted on : Wednesday, February 11, 2015 - 4:32:24 PM
Last modification on : Wednesday, February 20, 2019 - 2:41:21 PM

Identifiers

  • HAL Id : hal-01115723, version 1

Collections

INSTITUT-TELECOM | UNIV-BREST | TDS-MACS | PARISTECH | LTCI

Citation

Etienne Borde, Laurent Pautet, Fabien Cadoret, Smail Rahmoun, Frank Singhoff. Architecture Models Refinement for Fine Grain Timing Analysis of Embedded Systems. International Symposium on Rapid System Prototyping, Oct 2014, New Delhi, India. pp.44-50. ⟨hal-01115723⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

207

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD