X. Allamigeon and B. Blanchet, Reconstruction of attacks against cryptographic protocols, 18th IEEE Computer Security Foundations Workshop (CSFW'05), 2005.
DOI : 10.1109/CSFW.2005.25

L. Apvrille and Y. Roudier, SysML-Sec: A SysML Environment for the Design and Development of Secure Embedded Systems, p.2013, 2013.

O. Arias, L. Davi, M. Hanreich, Y. Jin, P. Koeberl et al., HAFIX: Hardware-Assisted Flow Integrity Extension, Design Automation Conference (DAC), p.52, 2015.

R. Armstrong, R. Punnoose, M. Wong, and J. Mayo, Survey of existing tools for formal verification, 2014.

A. Biere, A. Cimatti, E. Clarke, and Y. Zhu, Symbolic Model Checking without BDDs, 1999.
DOI : 10.1007/3-540-49059-0_14

B. Blanchet, An efficient cryptographic protocol verifier based on prolog rules, Proceedings. 14th IEEE Computer Security Foundations Workshop, 2001., 2001.
DOI : 10.1109/CSFW.2001.930138

B. Blanchet, B. Smyth, and V. Cheval, Automatic Cryptographic Protocol Verifier, 2015.

D. Brumley, I. Jager, T. Avgerinos, and E. Schwartz, BAP: A Binary Analysis Platform, Proceedings of the 23rd International Conference on Computer Aided Verification, 2011.
DOI : 10.1007/978-3-642-14295-6_27

P. Camurati and P. Prinetto, Formal verification of hardware correctness: introduction and survey of current research, Computer, vol.21, issue.7, 1988.
DOI : 10.1109/2.65

E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith, Counterexample-Guided Abstraction Refinement, 2000.

L. Clarke, W. Clocksin, C. Mellish, S. Guilley, T. Porteboeuf et al., A System to Generate Test Data and Symbolically Execute Programs Software Engineering Programming in PROLOG HCODE: Hardware-Enhanced Real-Time CFI, Science & Business Media 13. Danger JL, Proceedings of the 4th Program Protection and Reverse Engineering Workshop, 1976.

D. Davidson, B. Moench, T. Ristenpart, and S. Jha, FIE on Firmware: Finding Vulnerabilities in Embedded Systems Using Symbolic Execution, Proceedings of the 22nd USENIX Security Symposium (USENIX Security 13, 2013.

D. Dolev and A. Yao, On the Security of Public Key Protocols, IEEE Transactions on Information Theory, 1983.

D. Silva, V. Kroening, D. Weissenbacher, and G. , A survey of automated techniques for formal software verification REIL : A Platform- Independent Intermediate Representation of Disassembled Code for Static Code Analysis, IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems Dullien T, Porst S, vol.17, 2008.

E. Defrawy, K. Francillon, A. Perito, D. Tsudik, and G. , SMART: Secure and Minimal Architecture for (Establishing a Dynamic) Root of Trust, Proceedings of the Network and Distributed System Security Symposium (NDSS) 19. Fox A, Myreen M (2010) A Trustworthy Monadic Formalization of the ARMv7 Instruction Set Architecture . In: Interactive Theorem Proving, 2012.

S. Hong, T. Oguntebi, J. Casper, N. Bronson, C. Kozyrakis et al., A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '12, 2012.
DOI : 10.1145/2380445.2380524

C. Kern and M. Greenstreet, Formal verification in hardware design: a survey, ACM Transactions on Design Automation of Electronic Systems, vol.4, issue.2, 1999.
DOI : 10.1145/307988.307989

P. Koeberl, S. Schulz, A. Sadeghi, and V. Varadharajan, TrustLite, Proceedings of the Ninth European Conference on Computer Systems, EuroSys '14, 2014.
DOI : 10.1145/2592798.2592824

J. Noorman, P. Agten, W. Daniels, R. Strackx, A. Van-herrewege et al., Sancus: Low-cost Trustworthy Extensible Networked Devices with a Zero-software Trusted Computing Base, Presented as part of the 22nd USENIX Security Symposium (USENIX Security 13, 2013.

J. Queille and J. Sifakis, Specification and Verification of Concurrent Systems in CESAR Model checking of software for microcontrollers, Proceedings of the 5th Colloquium on International Symposium on Programming 26, 1982.

B. Schmidt, C. Villarraga, T. Fehmel, J. Bormann, M. Wedler et al., A new formal verification approach for hardwaredependent embedded system software, IPSJ Transactions on System LSI Design Methodology, 2013.

L. Semeria and A. Ghosh, Methodology for hardware/software co-verification in C/C++, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106), 2000.
DOI : 10.1109/ASPDAC.2000.835134

C. Villarraga, B. Schmidt, J. Bormann, C. Bartsch, D. Stoffel et al., An equivalence checker for hardware-dependent embedded system software, Formal Methods and Models for Codesign (MEMOCODE), 2013 Eleventh IEEE/ACM International Conference on, 2013.

C. Villarraga, B. Schmidt, B. Bao, R. Raman, C. Bartsch et al., Software in a hardware view: New models for HW-dependent software in SoC verification and test, 2014 International Test Conference, p.2014, 2014.
DOI : 10.1109/TEST.2014.7035308