Skip to Main content Skip to Navigation


hal-02347255v1  Conference papers
Hervé ChabanneEmmanuelle DottaxFranck Rondepierre. Smart-card Deployment of an Electronic Voting Protocol
5th International Conference on Information Systems Security and Privacy, Feb 2019, Prague, France. pp.503-510, ⟨10.5220/0007443805030510⟩
hal-01062073v1  Conference papers
Arwa Ben Dhia. A Defect-tolerant Cluster in a Mesh SRAM-based FPGA
International Conference on Field-Programmable Technology (ICFPT), Dec 2013, Kyoto, Japan. pp.434-437
hal-02287137v1  Books
P. Matherat. Doublures & redoublements
Éditions Tsémah, 72 p., 2015
hal-02286777v1  Conference papers
Hao CaiH. PetitJ. F. Naviner. A Fast Reliability-aware Approach for Analogue Integrated Circuits based on Pareto Fronts
IEEE International NEWCAS Conference, Jun 2013, Paris, France
hal-02286335v1  Conference papers
Hao CaiH. PetitJ. F. Naviner. A Statistical Method for Transistor Ageing and Process Variation Applied to Reliability Simulation
3rd European Workshop on CMOS variability, Jun 2012, Nice – Sophia Antipolis, France
...
tel-00815544v1  Habilitation à diriger des recherches
Sylvain Guilley. Protection des Accélérateurs Matériels de Cryptographie Symétrique
Cryptographie et sécurité [cs.CR]. Université Paris-Diderot - Paris VII, 2012
hal-02977544v1  Conference papers
Etienne TehraniTarik GrabaAbdelmalek Si MerabetJean-Luc Danger. RISC-V Extension for Lightweight Cryptography
2020 23rd Euromicro Conference on Digital System Design (DSD), Aug 2020, Kranj, Slovenia. pp.222-228, ⟨10.1109/DSD51259.2020.00045⟩
hal-02977542v1  Journal articles
Ville Yli-MayryRei UenoNoriyuki MiuraMakoto NagataShivam Bhasin et al.  Diffusional Side-channel Leakage from Unrolled Lightweight Block Ciphers: A Case Study of Power Analysis on PRINCE
IEEE Transactions on Information Forensics and Security, Institute of Electrical and Electronics Engineers, 2020, pp.1-1. ⟨10.1109/TIFS.2020.3033441⟩
hal-03021922v1  Conference papers
Julien BringerHervé ChabanneLinda Guiga. Premium Access to Convolutional Neural Networks
Crisis 2020, Nov 2020, Paris, France
hal-02347238v1  Conference papers
Daniel AugotHervé ChabanneWilliam George. Practical Solutions to Save Bitcoins Applied to an Identity System Proposal
ICISSP 2019 - 5th International Conference on Information Systems Security and Privacy, Feb 2019, Prague, Czech Republic. pp.511-518, ⟨10.5220/0007443905110518⟩
...
hal-01611251v1  Conference papers
Daniel AugotHervé ChabanneThomas ChenevierWilliam GeorgeLaurent Lamber. A User-Centric System for Verified Identities on the Bitcoin Blockchain
International Workshop on Cryptocurrencies and Blockchain Technology - CBT'17, Sep 2017, Oslo, Norway
hal-03021929v1  Conference papers
Hervé ChabanneEmmanuelle DottaxDenis Dumont. Augmented Voting Reality
CRISIS 2020, Nov 2020, Paris, France
...
hal-02344050v1  Conference papers
Brice ColombierAlexandre MenuJean-Max DutertrePierre-Alain MoëllicJean-Baptiste Rigaud et al.  Laser-induced Single-bit Faults in Flash Memory: Instructions Corruption on a 32-bit Microcontroller
2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), May 2019, McLean, United States. pp.1-10, ⟨10.1109/HST.2019.8741030⟩
hal-02287903v1  Conference papers
Jean-Luc Danger. Overview of Protections Against IC Counterfeiting and Hardware Trojan Horses
ISSCC, Jan 2016, Sab Francisco, United States
hal-02412551v1  Patents
Makoto NagataDaisuke FujimotoJean-Luc DangerShivam Bhasin. ON-CHIP MONITOR CIRCUIT AND SEMICONDUCTOR CHIP
Japan, Patent n° : JP20150004346 20150113. MN:OCM. 2015
...
hal-02338456v1  Conference papers
Alexandre MenuShivam BhasinJean-Max DutertreJean-Baptiste RigaudJean-Luc Danger. Precise Spatio-Temporal Electromagnetic Fault Injections on Data Transfers
2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Aug 2019, Atlanta, United States. pp.1-8, ⟨10.1109/FDTC.2019.00009⟩
hal-02286508v1  Conference papers
Jean-Luc Danger. Delay PUF Overview
GDR Soc-SIP, Nov 2012, Paris, France
hal-02412161v1  Conference papers
Jean-Luc Danger. How to get a trusted FPGA ?
Workshop INRIA, May 2014, Rennes, France